

GigaDevice Semiconductor Inc.

GD30WS8855x PMIC for TWS Headset Charging Box

Datasheet



Table of Contents

Ta	able d	of Contents	2
L	ist of	^f Figures	5
Li	ist of	f Tables	6
1	Fea	atures	7
2	Ар	plications	7
3	_	eneral description	
4		vice overview	
	4.1	Device information	
	4.2	Block diagram	
	4.3	Pinout and pin assignment	
	4.4	Pin definitions	
_			
5		nctional description	
	5.1	Operation modes	
	5.2 5.2.	Battery charging	
	5.2. 5.2.	. •	
	5.3	Synchronous boost converter	
	5.4	Power path management	
	5.4.		
	5.4.		
	5.5	Earbud detection	16
	5.6	NTC battery temperature	16
	5.7	LED driver	17
	5.7.		
	5.7.	.2 LED Display Mode Configuration	19
	5.7.	.3 LED Driving Capability Configuration	19
	5.7.	.4 LED Display Control by I2C	20
	5.8	Earbud communication	20
	5.9	EN and IRQ	21
	5.10	Over temperature protection	22
	5.11	I2C interface	22

	5.12	Re	egister Map	23
	5.1	2.1	Fault Register	23
	5.1	2.2	Status Register 1	24
	5.1	2.3	Status Register 2	26
	5.1	2.4	Control Register	26
	5.1	2.5	User configure Register 1	28
	5.1		User configure Register 2	
	5.1		User configure Register 3	
	5.1		Watchdog Register	
	5.1		COML/R Register	
		2.10	LED Register	
		2.11	ADC Register	
		2.12	DEBUG Register	
	5.1	2.13	User configure Register 4	33
6	El€	ectric	cal characteristics	35
	6.1	Abs	colute maximum ratings	35
	6.2	Rec	commended operation conditions	35
	6.3	Elec	ctrial sensitivity	36
	6.4	Pow	ver supplies voltages and currents	36
	6.5		ic input characteristics	
	6.6		en drain outputs characteristics	
	6.7	-	C characteristics	
	6.8		tching charger characteristics	
	6.9		est converter characteristics	
			DC characteristics	
	6.11			
			ming characteristics	
	6.12		arbud Output Switch characteristics	
	6.13		C characteristics	
	6.14		rotection features	
7	Ty	pical	application circuit	43
8	La	yout	guideline	44
9	Pa	ckag	e information	45
	9.1	QFN	N24 package outline dimensions	45
	9.2	The	rmal characteristics	47
1	0 (Order	ring information	48



11 Revision history......49



List of Figures

Figure 4-1 Block diagram for GD30WS8855x	9
Figure 4-2 GD30WS8855x QFN24 pinouts	10
Figure 5-1 Operation modes	12
Figure 5-2 Battery charge state diagram	13
Figure 5-3 Battery charge cycle and charge parameters	14
Figure 5-4 The principle diagram for LDO	16
Figure 5-5 Diagram for the NTC circuit	16
Figure 5-6 1-LED Mode	17
Figure 5-7 2-LED Mode	18
Figure 5-8 3-LED Mode	18
Figure 5-9 4-LED Mode	19
Figure 5-10 The communication block diagram of COML and EBL	21
Figure 5-11 I2C communication flow	22
Figure 6-1 Constant current charging efficiency	37
Figure 6-2 Constant current charging chip case temperature	38
Figure 6-3 BOOST conversion efficiency	39
Figure 6-4. I2C bus timing diagram	40
Figure 7-1 Typical GD30WS8855x application circuit	43
Figure 8-1 Typical GD30WS8855x layout guideline	44
Figure 9-1 QFN24 package outline	45
Figure 9-2 QFN24 recommended footprint	46



List of Tables

Table 4-1 Device information for GD30WS8855x	9
Table 4-2. GD30WS8855x QFN24 pin definitions	10
Table 5-1 Description of resistors for the NTC circuit	17
Table 5-2 1-LED Display Mode	17
Table 5-3 2-LED Display Mode	18
Table 5-4 3-LED Display Mode	18
Table 5-5 4-LED Display Mode	19
Table 5-6 LED Display Mode Register	19
Table 5-7 LED Driving Register	19
Table 5-8 LED Control Register	20
Table 6-1 Absolute maximum ratings	35
Table 6-2 Recommended operation conditions	35
Table 6-3 Electrostatic Discharge characteristics	36
Table 6-4 Power supplies voltages and currents	36
Table 6-5 Logic input characteristics	36
Table 6-6 Open drain output characteristics	36
Table 6-7 NTC characteristics	37
Table 6-8 Charger characteristics	37
Table 6-9 Boost converter characteristics	38
Table 6-10 ADC characteristics	39
Table 6-11 Timing characteristics	
Table 6-12 Earbud output switch characteristics	40
Table 6-13 I2C characteristics	40
Table 6-14 Protection features characteristics	41
Table 9-1. QFN24 dimensions	
Table 9-2. Package thermal characteristics ⁽¹⁾	47
Table 10-1 Part ordering code for GD30WS8855x devices	48
Table 11-1 Revision history	49



1 Features

- Extreme low quiescent current, <5µA in sleep mode
- Charging features
 - Switching charging up to 1.2A maximum current programmable through ISET
 - Support variety of battery chemistries, 4.15/4.25/4.35/4.4/4.45V @0.5%
 - Full charge cycle: pre-charge, constant current and constant voltage
 - Charging current and pre-charging current are all programmable through I2C

■ Boost converter

- Support up to 600mA load current
- High efficiency synchronous boost converter @95%
- Output current limit programmable through I2C, 1.6A/1.8A/2.0A/2.2A

■ Power path management

- Power path management allows simultaneous battery charging and system supply,
 system discharge priority
- When the system load increases, the charging current is reduced dynamically according to the input current and system voltage
- USB current limit programmable through I2C, 95%/100%/105%/110% @IcccH + 0.5A (Maximum current 3A)
- Over voltage protection up to 6V, V_{SYS} voltage regulation limit: 4.6/4.68/4.77/4.85V

Protection features

- Short Circuit Protection
- Over/Under temperature protection
- Input Over Voltage/Current Protection
- Boost over voltage (OV) during charge @5.5V
- Boost under voltage (UV) when charge/discharge @4.3V

Additional features

- 3.3V LDO support 50mA
- Programmable LED driver
- Low external component count
- Simple I²C compatible interface

2 Applications

- TWS earbuds charging case
- Headsets and hearing aids
- Low battery applications such as smart watches and fitness accessories
- Patient monitors and portable medical equipment



3 General description

The GD30WS8855x is a highly integrated, programmable, low quiescent current power management integrated circuit (PMIC) that integrates the most common needs for wearables and low power battery applications.

The GD30WS8855x integrates a switching charger of programmable charging current (up to 1.2A) and a synchronous boost converter at fixed 5V output. The IC also includes a 12-bit ADC for battery gauge monitoring, and a low quiescent current, low noise LDO capable of delivering 50mA load current.

The device integrates advanced power path management and control that allow the device to provide power to the system while charging the battery even with poor adapters. The dynamic power path management automatically balances the currents delivered to the system and battery charging. A high voltage and over current protection circuit is implemented in the IC to protect it from high input voltage as high as 30V.

The GD30WS8855x device supports charge current up to 1.2A and termination current down to 5mA. The maximum charge current is set at a default of 1.2A and is programmable by connecting an external resistor from ISET pin to ground. The battery is charged using a standard Li-Ion charge profile with three phases: pre-charge, constant current and constant voltage regulation.

The device has several power saving modes to increase battery life whether the product is in storage or in operation. The quiescent current could be as low as 5uA when it is in sleep mode and thus most battery could sustain more than a year in shelf.

The versatile features of GD30WS8855x allow for it to best used in wearable applications such as headsets, earbuds and hearing aids, or low battery applications such as smart watches and fitness accessories, or patient monitors and portable medical equipment.



4 Device overview


4.1 Device information

Table 4-1 Device information for GD30WS8855x

Part Order Code	Package	Function	Description
GD30WS8855x	QFN24(4X4)	MCU version	Cooperate with MCU solution,
GD30WS0055X			supports EN enable control

4.2 Block diagram


Figure 4-1 Block diagram for GD30WS8855x





4.3 Pinout and pin assignment

Figure 4-2 GD30WS8855x QFN24 pinouts



4.4 Pin definitions

Table 4-2. GD30WS8855x QFN24 pin definitions

Pin Name	Pins	Pin Type	Functions description
VBAT	1	Р	Connect to positive node of a battery.
VCC	2	Р	LDO output voltage, connect a capacitor to ground.
AGND	3	G	Ground.
EBR	4	I/O	Positive terminal for right earbud.
EBL	5	I/O	Positive terminal for left earbud.
IOFF	6	I	Set the termination current for BOOST.
AGND	7	G	Ground.
LED1	8	0	LED driver #1 for battery gauge monitor or other.
LED2	9	0	LED driver #2 for battery gauge monitor or other.
LED3	10	0	LED driver #3 for battery gauge monitor or other.
ISET 11 I Set the charge current by connecting a resistor to ground.		Set the charge current by connecting a resistor to ground.	
NTC	12	I	Thermistor terminal voltage for battery, or pull high to DISABLE the IC.
VUSB	13,14	Р	Power input from USB or 5-V voltage source.



VSYS	15,16	Р	Output of boost converter or system voltage.	
SW	17,18	Р	Switching node, connecting to VBAT by an inductor.	
COMR	19	I/O	Right earbud communication input and output.	
COML	COML 20 I/O Left 6		Left earbud communication input and output.	
SCL			I2C communication to the host controller, clock.	
SDA			I2C communication to the host controller, data.	
IRQ 23 (0	Interrupt output.	
EN	24	I	IC enable.	
PGND	EPAD	G	Device power ground.	

Notes:

1. Type: I = input, O = output, I/O = input or output, P = power, G = Ground.




5 Functional description

5.1 Operation modes

The GD30WS8855x IC has three different operation modes: Sleep, Battery and USB operation mode, as shown in Figure 5-1.

Figure 5-1 Operation modes



5.2 Battery charging

5.2.1 Battery charger state

The GD30WS8855x device integrates a switching charger that allows the battery to be charged with a programmable charge current up to 1.2A. In addition to the charge current, other charging parameters can be also programmed through I2C such as the battery regulation voltage, pre-charge current. The device supports multiple battery regulation voltage regulation settings (Vcvch) and charge current (Iccch) options to support multiple battery chemistries for single-cell applications. A full one-cell charger state diagram as shown in Figure 5-2 is implemented in the IC.






Figure 5-2 Battery charge state diagram

5.2.2 Charge parameters

The maximum charge current is programmed by a resistor connected from the ISET pin to ground. The earbud light load current is programmed by a resistor connected from the IOFF pin to ground. The resistor value can be calculated as:

$$R_{CCCH} = \frac{10}{I_{CCCH}} k\Omega$$

$$I_{PCH} = \frac{I_{CCCH}}{10}$$

$$R_{IOFF} = \frac{500}{I_{IOFF}} k\Omega$$

Where the unit of I_{CCCH} is A, the unit of I_{IOFF} is mA. The charge current also varies in different charging stages constant current loop (CC), constant voltage loop (CV). During the charging process, all control loops are enabled and the one that is dominant takes control regulating the charge current as needed. The relevant charge parameters and control loops are defined as in Figure 5-3.




Figure 5-3 Battery charge cycle and charge parameters

The charger input has back to back blocking FETs to prevent reverse current flow from VBAT to VUSB. They also integrate control circuitry regulating the input current and prevents excessive currents from being drawn from the USB power supply for more reliable operation.

5.3 Synchronous boost converter

The integrated synchronous boost converter is a wide input range, high-efficiency, DC-to-DC step-up switching regulator. It is capable of delivering up to 3W of output power, integrated with a $150\,\mathrm{m}\Omega$ high side PMOS and a $150\,\mathrm{m}\Omega$ low side NMOS. It uses a PWM current-mode control scheme. An error amplifier integrates error between the internal feedback signal proportional to VSYS and the internal reference voltage. The output of the integrator is then compared to the sum of a current-sense signal and the slope compensation ramp. This operation generates a PWM signal that modulates the duty cycle of the power MOSFETs to achieve regulation for output voltage.

Integrated VBAT to VSYS synchronous boost output function, the output voltage is 5V, which can be set to $4.6V \sim 5.3V$ by I2C. The boost module integrates the current limiting function. When the load current is too large, the chip enters the cycle-by-cycle current limiting mode, limiting the peak inductor current to 2.0A, which can be configured to 1.6A/1.8A/2.0A/2.2A by I2C. At the same time, the output voltage starts to drop. When the output voltage drops to 4.3V, the short-circuit protection is triggered.

The boost module also integrates an overvoltage protection function. When the output voltage is higher than 5.5V, the overvoltage protection is triggered. When the voltage of the boost module drops below 2.8V during the working process of the booster module, the boost module is automatically closed and locked in the under voltage lockout state.

The boost regulator provides excellent stability over a wide range of output current and operates in DCM at light loads for excellent efficiency. The switching frequency is fixed at 1MHz to reduce the external inductor size. The boost regulator is disabled when USB voltage is detected to save power.



5.4 Power path management

5.4.1 Power path management

The device integrates advanced power path management and control that allows the device to provide power to the system while charging the battery even with low power adapters. The dynamic power path management is able to automatically balance the currents delivered to the system and battery charging.

The charging current can be set to I_{CCCH} through the off-chip resistor connected to the ISET pin, and the chip input current is limited to I_{CCCH} +0.5A by the input current limit switch. In the charging and discharging mode, the system discharge priority. There are two situations that will cause the charging current to drop.

- When the discharge current plus the rated charging is higher than I_{CCCH} +0.5A, the dynamic path management loop automatically reduces the charging current to meet the discharge demand.
- 2) When the power supply capacity of the input adapter is lower than Iccch+0.5A, and the rated charging current plus the VSYS discharge current is greater than the power supply capacity of the adapter, the VSYS voltage will drop, as the VSYS voltage drops to 4.6V, the charging current will be reduced through the feedback loop.

The chip also integrates the charging current temperature modulation function, when the chip temperature exceeds 110 degrees Celsius, the charging current is automatically reduced.

The input current limit switch also integrates short-circuit protection and over-current protection. When the current in the input switch exceeds 3A, the over-current protection is triggered. When the VSYS voltage drops below 4V, the short-circuit protection is triggered, the system stops working, and the input switch is closed. The chip enters hiccup mode and restarts every 250ms to check whether the abnormality exists. If the abnormality is removed, the chip returns to normal operation


5.4.2 LDO

A linear regulator is integrated to supply part of the chip and external circuits or MCU.

Output voltage of the LDO is 3.3V and the output driving current is 50mA. When output current exceeds 50mA, the output value will drop. When the chip works in sleep mode, LDO will enter low power mode to save power, which provides 10mA driving capability.



Figure 5-4 The principle diagram for LDO



5.5 Earbud detection

The circuit detects the output current from EBL/EBR to show that earbud is inserted. EBL and EBR are independent channels which detect earbuds individually.

5.6 NTC battery temperature

The GD30WS8855x chip integrates an NTC battery temperature protection circuit, which provides the over-temperature protection of high temperature 55°C and low temperature - 10°C. The corresponding high and low temperature threshold voltages are respectively 30% and 60% of the input system voltage. When the battery temperature exceeds 55°C or fall below -10°C, the correlative high or low temperature output will be set high separately. If NTC pin is pulled down to GND, the NTC function is closed.

Figure 5-5 Diagram for the NTC circuit






Table 5-1 Description of resistors for the NTC circuit

Symbol	Parameter	Typical value Ur	
R _{NTC}	NTC thermistor	TC thermistor 10	
R _{T1}	Resistor for voltage division	5.23	ΚΩ
R _{T2}	Resistor for voltage division	9.31	ΚΩ

5.7 LED driver

The chip supports 1-4 LED mode (see Table 5-2 to Table 5-5). The GD30WS8855x supports LED control by I2C (see Table 5-6 to Table 5-8).

5.7.1 LED connection and display mode

Figure 5-6 1-LED Mode




Table 5-2 1-LED Display Mode

Mode	Battery Status	DLED1
Chargo	Full	Always On
Charge	Charging	Blink at 1Hz
Discharge	Normal Power	On for 8s
Discharge	Low Battery	Blink at 1Hz for 8s
Earbud plug in	_	Blink at 1Hz for 1s



Figure 5-7 2-LED Mode




Table 5-3 2-LED Display Mode

Mode	Battery Status	DLED1	DLED2
Chargo	Full	Off	Always On
Charge	Charging	Off	Blink at 1Hz
Discharge	Normal Power	On for 8s	Off
Discharge	Low Battery	Blink at 1Hz for 8s	Off
Earbud plug in	_	Blink at 1F	Iz for 1s

Figure 5-8 3-LED Mode




Table 5-4 3-LED Display Mode

Mode	Battery Level	DLED1	DLED2	DLED3
	Full	Always On	Always On	Always On
Chargo	66%-100%	Always On	Always On	Blink at 1Hz
Charge	33%-66%	Always On	Blink at 1Hz	Off
	0%-33%	Blink at 1Hz	Off	Off
	66%-100%	On for 8s	On for 8s	On for 8s
Discharge	33%-66%	On for 8s	On for 8s	Off
Discharge	5%-33%	On for 8s	Off	Off
	0%-5%	Blink at 1Hz for 8s	Off	Off
Earbud plug in	<u> </u>		Blink at 1Hz for 1s	



Figure 5-9 4-LED Mode




Table 5-5 4-LED Display Mode

able 6 6 4 EED Diopidy mode						
Mode	Battery Level	DLED1	DLED2	DLED3	DLED4	
	Full	Always On	Always On	Always On	Always On	
	75%-100%	Always On	Always On	Always On	Blink at 1Hz	
Charge	50%-75%	Always On	Always On	Blink at 1Hz	Off	
	25%-50%	Always On	Blink at 1Hz	Off	Off	
	0%-25%	Blink at 1Hz	Off	Off	Off	
	75%-100%	On for 8s	On for 8s	On for 8s	On for 8s	
	50%-75%	On for 8s	On for 8s	On for 8s	Off	
Diagharma	25%-50%	On for 8s	On for 8s	Off	Off	
Discharge	5%-25%	On for 8s	Off	Off	Off	
	0%-5%	Blink at 1Hz for 8s	Off	Off	Off	
Earbud plug in	_		Blink at 1	Hz for 1s		

5.7.2 LED Display Mode Configuration

Table 5-6 LED Display Mode Register

Register Address	Bits	R/W	Fields	Description
				LED mode status, default: 2'b00
				00: 2 LED Mode
0x0d	[2:1]	RW	LED_I2C_MDST	01: 3 LED Mode
				10: 1 LED Mode
				11: 4 LED Mode

5.7.3 LED Driving Capability Configuration

Table 5-7 LED Driving Register

Register Bits R/W	Fields	Description
-------------------	--------	-------------



Address				
				LED current set, default: 2'b10
				00: 0.5 mA
0x04	[5:4]	RW	LED_DRV	01: 1 mA
				10: 2 mA
				11: 4 mA

5.7.4 LED Display Control by I2C

Table 5-8 LED Control Register

Register Address	Bits	R/W	Fields	Description
				I2C control enable, default: 1'b0
0x0d	[0]	RW	LED_I2C_EN	0: LED hardware control
				1: LED I2C control
				LED Status, default: 4'b0000
			LED_I2C_ST	[13]: LED4 Status (0: Off, 1: On)
0x0d	[13:10]	RW		[12]: LED3 Status (0: Off, 1: On)
				[11]: LED2 Status (0: Off, 1: On)
				[10]: LED1 Status (0: Off, 1: On)

5.8 Earbud communication

MCU supports up to 2M bidirectional communication with earbud by COML/R pin and EBL/R pin. There are two kinds of Earbud communication. One is through changing and reading COML/R pin level for communication, configure COM_I2C_SEL to 0 & COM_MD1EN to 1. The other is to communicate through the I2C control register changes, configure COM_I2C_SEL to 1 & COM_MD2EN to 1. The communication block diagram of COML and EBL is shown in Figure 5-10.






Figure 5-10 The communication block diagram of COML and EBL

When EBL/R is used as the output pin, the output low voltage is 0V, and the output high voltage can be configured through bit[7:9] in the user configured register 4, with an optional range of 1.5V/1.8V/2.5V/3/V/5V. The high voltage in the 5V gear is VBAT(USB not inserted) or 5V(USB inserted or Boost turned on).

When COML/R is used as the output pin, the output low voltage is 0V, and the output high voltage is VCC(3.3V).

When EBL/R or COML/R is used as the input pins, the input low voltage is 0V - 0.35 * VCC, and the input high voltage is 0.65 * VCC - 5.5V. The input characteristics follow Table 6-5.

5.9 EN and IRQ

The IRQ pin will generate an 8ms neg-edge pulse, when fault or work status are appeared. MCU can wake up the chip by giving a high voltage on EN pin.

IRQ sources include the following:

- 1) Battery charge end
- 2) Watch dog time out fault
- 3) Battery charge time out fault
- 4) Battery pre-charge time out fault
- 5) Over temperature fault (more than 150°C)
- 6) NTC Hot fault
- 7) NTC cold fault
- 8) VSYS under voltage fault
- 9) VSYS over voltage fault
- 10) USB plug in



- 11) USB pull out
- 12) Left or right earbud plug in
- 13) Left or right earbud pull out
- 14) Left or right earbud light load
- 15) Left or right earbud short/under voltage fault
- 16) VUSB over voltage fault
- 17) VBAT over voltage fault when charge the battery
- 18) VBAT under voltage fault when the battery discharge

5.10 Over temperature protection


If the die temperature exceeds the trip point of the thermal shutdown limit (T_{SD}), all the circuits are disabled, and the IRQ pin is pulled low.


5.11 I2C interface

The I2C (inter-integrated circuit) module provides an I2C interface which is an industry standard two-line serial interface for MCU to communicate with external I2C interface. I2C bus uses two serial lines: a serial data line (SDA), and a serial clock line (SCL).

The I2C interface implements standard I2C protocol with standard-mode (up to 100 kHz) and fast-mode (up to 400 kHz). The I2C interface only supports Slave-mode. The I2C interface receive data on rising SCL and transmit data on falling SCL.

Figure 5-11 I2C communication flow





The data format is fixed:

8bit function (2'b10 + 5bit(register address), +1bit(1'b0-write, 1'b1-read))

- + 8bit data[15:8]
- + 8bit data[7:0].



5.12 Register Map

5.12.1 Fault Register

Address: 0b 00000

Bits	R/W	fields	default	Description
				I2C fault
		I2C_ACK_FAULT	0b0	Software can clear it by writing 1.
15	RW			0: I2C normally
				1: I2C ACK fault/clear
14	R	Reserved	0b0	Must be kept at reset value.
				Pre-charge timeout fault
				Software can clear it by writing Control Register bit10
13	R	PCH_TO_FAULT	0b0	I2C_CLR_FAULT.
				0: Pre-charge normally
				1: Pre-charge timeout fault
				Charge timeout fault
				Software can clear it by writing Control Register bit10
12	R	CH_TO_FAULT	0b0	I2C_CLR_FAULT.
				0: Charge normally
				1: Charge timeout fault
	11 R	WDG_FAULT	0b0	Watchdog timeout fault
				Software can clear it by writing Control Register bit13
11				WDG_CLR or writing Watchdog Register bits
''	1			WDG_DATA[9:1].
				0: Watchdog normally
				1: Watchdog timeout fault
				VUSB over current fault
10	R	VUSB_OC_FAULT	0b0	0: VUSB current normally
				1: VUSB over current fault
				VUSB over voltage fault
9	R	VUSB_OV_FAULT	0b0	0: VUSB voltage normally
				1: VUSB over voltage fault
				EBR under voltage fault
				Software can clear it by writing Control Register bit10
8	R	EBR_UV_FAULT	0b0	I2C_CLR_FAULT.
				0: EBR voltage normally
				1: EBR under voltage fault
				EBL under voltage fault
7	R	EBL_UV_FAULT	0b0	Software can clear it by writing Control Register bit10
'	K			I2C_CLR_FAULT.
				0: EBL voltage normally



Bits	R/W	fields	default	Description
				1: EBL under voltage fault
				VSYS over voltage fault
				Software can clear it by writing Control Register bit10
6	R	VSYS_OV_FAULT	0b0	I2C_CLR_FAULT.
				0: VSYS voltage normally
				1: VSYS over voltage fault
				VSYS under voltage fault
				Software can clear it by writing Control Register bit10
5	R	VSYS_UV_FAULT	0b0	I2C_CLR_FAULT.
				0: VSYS voltage normally
				1: VSYS under voltage fault
				NTC_HOT fault
				Software can clear it by writing Control Register bit10
4	R	NTC_HOT_FAULT	0b0	I2C_CLR_FAULT.
				0: NTC normally
				1: NTC hot fault
				NTC_COLD fault
				Software can clear it by writing Control Register bit10
3	R	NTC_COLD_FAULT	0b0	I2C_CLR_FAULT.
				0: NTC normally
				1: NTC cold fault
				VBAT over voltage fault
				Software can clear it by writing Control Register bit10
2	R	VBAT_OV_FAULT	0b0	I2C_CLR_FAULT.
				0: VBAT voltage normally
				1: VBAT over voltage fault
				VBAT under voltage fault
				Software can clear it by writing Control Register bit10
1	R	VBAT_UV_FAULT	0b0	I2C_CLR_FAULT.
				0: VBAT voltage normally
				1: VBAT under voltage fault
				Over temperature fault
0	R	TEMP_FAULT	0b0	0: The battery temperature normally
				1: The battery over temperature fault

5.12.2 Status Register 1

Address: 0b 00001

Bits	R/W	fields	default	Description
				Pre-charge enable flag
15	R	PCH_ENF		0: Pre-charge is disabled
				1: Pre-charge is enabled



Bits	R/W	fields	default	Description
DILS	TC/ VV	lielus		VUSB enable flag
4.4		VILOD ENE		0: VUSB is disabled
14	R	VUSB_ENF	0b0	
				1: VUSB is enabled
				VUSB over voltage detection enable flag
13	R	VUSBOV_ENF	0b0	0: VUSB over voltage detection is disabled
				1: VUSB over voltage detection is enabled
				VBAT pre-charge output flag
12	R	VBAT_PCH_OF	0b0	0: VBAT is higher than pre-charge threshold voltage
'-	'`	VB/ (1_1 OI1_OI		VPCH
				1: VBAT is lower than pre-charge threshold voltage VPCH
				VBAT re-charge output flag
11	R	VBAT_RCH_OF	0b0	0: VBAT is higher than re-charge threshold voltage VRCH
			<u> </u>	1: VBAT is lower than re-charge threshold voltage VRCH
				EBL enable flag
10	R	EBL_ENF	0b0	0: EBL is closed
		_		1: EBL is opened
				EBR enable flag
9	R	EBR_ENF	0b0	0: EBR is closed
		_		1: EBR is opened
8	R	Reserved	0b0	Must be kept at reset value.
				USB plug in flag
7	R	USB_PLINF		0: USB is not plugged in
				1: USB is plugged in
				Charge end flag
6	R	CH_ENDF		0: Charge is not ended
		OH_LINDI		1: Charge is ended
				Constant current charge end flag
5	R	CCCH_ENDF	0b0	0: Constant current charge is not ended
	'`	CCCU_ENDF		1: Constant current charge is ended
				Left earbud plug in flag
4	R	EBL_PLINF	0b0	0: Left earbud is not plugged in
	'`	,, , , , , , , , , , , , , , , ,		1: Left earbud is plugged in
				Right earbud plug in flag
3	R	EBR PLINF	0b0	0: Right earbud is not plugged in
	I.V.	FDI7_I FIIM	UDU	Right earbud is plugged in
				Left earbud current load flag
	_	ERI IOCCE	01-0	0: Heavy load
2	R	EBL_IOFFF	0b0	_
			-	1: Light load
	_	EDD 10555		Right earbud current load flag
1	R	EBR_IOFFF	0b0	0: Heavy load
				1: Light load
0	R	BST_ENF	0b0	Boost enable flag



Bits	R/W	fields	default	Description
				0: Boost is disabled
				1: Boost is enabled

5.12.3 Status Register 2

Address: 0b 00010

Bits	R/W	fields	default	Description
15:13	R	Reserved	0b0	Must be kept at reset value.
				Left earbud current load flag (real-time detection)
12	R	EBL_IOFFFu	0b0	0: Heavy load
				1: Light load
				Right earbud current load flag (real-time detection)
11	R	EBR_IOFFFu	0b0	0: Heavy load
				1: Light load
10:8	R	Reserved	0b00	Must be kept at reset value.
				EBL under voltage detection enable flag
7	R	EBL_UVENF	0b0	0: EBL under voltage detection is disabled
				1: EBL under voltage detection is enabled
				EBR under voltage detection enable flag
6	R	EBR_UVENF	0b0	0: EBR under voltage detection is disabled
				1: EBR under voltage detection is enabled
				Re-charge comparator enable flag
5	R	RCHCMP_ENF	0b0	0: Re-charge comparator is disabled
				1: Re-charge comparator is enabled
				VBAT over voltage detection enable flag
4	R	VBAT_OV_ENF	0b0	0: VBAT over voltage detection is disabled
				1: VBAT over voltage detection is enabled
3:2	R	Reserved	0b0	Must be kept at reset value.
				Pre- charge comparator enable flag
1	R	PCHCMP_ENF	0b0	0: Pre-charge comparator is disabled
				1: Pre-charge comparator is enabled
				Charge enable flag
0	R	CH_ENF	0b0	0: Charge is disabled
				1: Charge is enabled

5.12.4 Control Register

Address: 0b 00011

Bits	R/W	fields	default	Description
15	RW	Reserved	0b0	Must be kept at reset value.
14	RW	TEMPREG_EN	0b0	Temperature regulation enable 0: Enable temperature regulation



Bits	R/W	fields	default	Description
2.00	1011			1: Disable temperature regulation
				Feed watchdog
				Software can clear it by writing 1 to this bit, or reset
13	RW	WDG_CLR	0b0	watchdog register bits WDG_DATA[9:1].
10	1	WB0_0LIK	050	0: Watchdog normally
				1: Feed watchdog
12	R	Reserved	0b0	Must be kept at reset value.
		7,000,700	0.00	ADC enable
11	RW	ADC_EN	0b0	0: Disable ADC
''		, . 2 0		1: Enable ADC
				I2C clear all faults
10	RW	I2C_CLR_FAULT	0b0	0: No effect
				1: Clear all faults
				Reset all chip
9	RW	RST_ALL	0b0	0: No effect
		_		1: Reset all chip
				Reset all chip but I2C itself
8	RW	RST_OTHS	0b0	0: No effect
		_		1: Reset all chip but I2C itself
				ADC clock selection
				00: ADC clock is 2MHz
7:6	RW	ADC_CLKSEL	0b0	01: ADC clock is 1MHz
				10: ADC clock is 500kHz
				11: ADC clock is 250kHz
5	R	Reserved	0b0	Must be kept at reset value.
				Boost enable
4	RW	BST_EN	0b0	0: Disable boost
				1: Enable boost
				Charge enable
3	RW	CH_EN	0b0	0: Disable charge
				1: Enable charge
				EBL switch enable
2	RW	EBL_EN	0b0	0: Close EBL
				1: Open EBL
				EBR switch enable
1	RW	EBR_EN	0b0	0: Close EBR
				1: Open EBR
				Sleep mode enable
0	RW	SLP_EN	0b0	0: Disable Sleep mode
				1: Enable Sleep mode



5.12.5 User configure Register 1

Address: 0b 00100

Bits	R/W	fields	default	Description
15:6	R	Reserved	0b0	Must be kept at reset value.
				LED current set
				00: 0.5 mA
5:4	RW	LED_DRV	0b10	01: 1 mA
				10: 2 mA
				11: 4 mA
				Boost maximum current threshold set
				00: Boost maximum current threshold 1.6A
3:2	RW	BST_ITHSET	0.0.10	01: Boost maximum current threshold 1.8A
				10: Boost maximum current threshold 2.0A
				11: Boost maximum current threshold 2.2A
		IOFF_SET		Earbud light load current set
			0b10	00: Earbud light load current is set to 90%
1:0	RW			01: Earbud light load current is set to 95%
				10: Earbud light load current is set to 100%
				11: Earbud light load current is set to 105%

5.12.6 User configure Register 2

Address: 0b 00101

Bits	R/W	fields	default	Description
15	R	Reserved	0b0	Must be kept at reset value.
				VSYS DPM set in buck mode
				00: 4.6V
14:13	RW	VSYS_DPM	0b00	01: 4.68V
				10: 4.77V
				11: 4.85V
				VSYS voltage set
				000: Boost output voltage 4.6V
				001: Boost output voltage 4.7V
				010: Boost output voltage 4.8V
12:10	RW	VSYS_SET	0b100	011: Boost output voltage 4.9V
				100: Boost output voltage 5.0V
				101: Boost output voltage 5.1V
				110: Boost output voltage 5.2V
				111: Boost output voltage 5.3V
				VUSB current limit set
9:8	RW	VUSB_CL_SET	0b01	00: VUSB current limit is set to 95%
				01: VUSB current limit is set to 100%



Bits	R/W	fields	default	Description
				10: VUSB current limit is set to 105%
				11: VUSB current limit is set to 110%
				Pre-charge current set
				00: Pre-charge current is set to 50%
7:6	RW	IPCH_SET	0b01	01: Pre-charge current is set to 100%
				10: Pre-charge current is set to 150%
				11: Pre-charge current is set to 150%
				Pre-charge terminate voltage set
				00: Pre-charge terminate voltage is 3.0V
5:4	RW	VPCHT_SET	0b01	01: Pre-charge terminate voltage is 3.1V
				10: Pre-charge terminate voltage is 3.2V
				11: Pre-charge terminate voltage is 3.3V
				Constant current charge current set
				00: Constant current charge current is set to 100%
3:2	RW	ICCCH_SET	0b0	01: Constant current charge current is set to 80%
				10: Constant current charge current is set to 40%
				11: Constant current charge current is set to 20%
				Re-charge threshold voltage set
				00: Re-charge threshold voltage is 3.9V
1:0	RW	VRCHT_SET	0b01	01: Re-charge threshold voltage is 4.0V
				10: Re-charge threshold voltage is 4.1V
				11: Re-charge threshold voltage is 4.2V

5.12.7 User configure Register 3

Address: 0b 00110

Bits	R/W	fields	default	Description
15:7	R	Reserved	0b0	Must be kept at reset value.
				EBL/EBR limit current set
				00: 150mA
6:5	RW	EBLR_ILIM_SET	0b01	01: 250mA
				10: 350mA
				11: 450mA
	RW	VCCCHT_SET		Constant current charge terminate voltage set
				000: Constant current charge terminate voltage is 4.25V
				001: Constant current charge terminate voltage is 4.15V
				010: Constant current charge terminate voltage is 4.35V
4:2				011: Constant current charge terminate voltage is 4.4V
				100: Constant current charge terminate voltage is 4.45V
				101: Constant current charge terminate voltage is 4.25V
				110: Constant current charge terminate voltage is 4.25V
				111: Constant current charge terminate voltage is 4.25V



Bits	R/W	fields	default	Description
				Charge terminate current set
				00: Charge terminate current minus 10mA
1:0	RW	ICHT_SET		01: Charge terminate current minus 5mA
				10: Charge terminate current no change
				11: Charge terminate current plus 5mA

5.12.8 Watchdog Register

Address: 0b 01011

Bits	R/W	Fields	default	Description
15:10	R	Reserved	0b0	Must be kept at reset value.
0.4	DIA	14/DQ DATA	0x1ff	Watchdog counter set
9:1	RW	WDG_DATA		Only set watchdog counter when WDG_EN is 0
		WDG_EN	0b0	Watchdog enable
0	RW			0: Disable watchdog
				1: Enable watchdog

5.12.9 COML/R Register

Address: 0b 01100

Bits	R/W	fields	default	Description
15	R	Reserved	0b0	Must be kept at reset value.
				EBL pin input enable
14	RW	COML_EBL_IEN	0b0	0: Disable EBL pin input
				1: Enable EBL pin input
				EBR pin input enable
13	RW	COMR_EBR_IEN	0b0	0: Disable EBR pin input
				1: Enable EBR pin input
				COML pin input enable
12	RW	COML_IEN	0b0	0: Disable COML pin input
				1: Enable COML pin input
				COMR pin input enable
11	RW	COMR_IEN	0b0	0: Disable COMR pin input
				1: Enable COMR pin input
				EBL pin output enable
10	RW	COML_EBL_OEN	0b0	0: Disable EBL pin output
				1: Enable EBL pin output
				EBR pin output enable
9	RW	COMR_EBR_OEN	0b0	0: Disable EBR pin output
				1: Enable EBR pin output
	DV	COM MDOEN	050	Communication enable mode 2 I2C control
8	RW	COM_MD2EN	0b0	0: Disable mode 2



	OD30VVO0033X DataSiTect			
Bits	R/W	fields	default	Description
				1: Enable mode 2
				Communication enable mode 1 COML/R pin control
7	RW	COM_MD1EN	0b0	0: Disable mode 1
				1: Enable mode 1
				COML pin output enable
6	RW	COML_OEN	0b0	0: Disable COML pin output
				1: Enable COML pin output
				COMR pin output enable
5	RW	COMR_OEN	0b0	0: Disable COMR pin output
				1: Enable COMR pin output
				Communication selection
4	RW	COM_I2C_SEL	0b0	0: COML/R pin control
				1: I2C control
				COML pin input signal
3	R	COML_IN	0b0	0: COML pin input low
				1: COML pin input high
				COMR pin input signal
2	R	COMR_IN	0b0	0: COMR pin input low
				1: COMR pin input high
				COML pin output signal
1	RW	COML_O	0b0	0: COML pin output low
				1: COML pin output high
				COMR pin output signal
0	RW	COMR_O	0b0	0: COMR pin output low
				1: COMR pin output high

5.12.10 LED Register

Address: 0b 01101

Bits	R/W	fields	default	Description
15:14	R	Reserved	0b0	Must be kept at reset value.
				LED4 Status
13	RW	LED4_I2C_ST	0b0	0: Off
				1: On
				LED3 Status
12	RW	LED3_I2C_ST	0b0	0: Off
			1: On	
				LED2 Status
11	RW	LED2_I2C_ST	0b0	0: Off
				1: On
10	RW	LED4 12C ST	0b0	LED1 Status
10	LVV	LED1_I2C_ST	OBO	0: Off



Bits	R/W	fields	default	Description
				1: On
9:3	R	Reserved	0b0	Must be kept at reset value.
				LED mode status
				00: 2 LED mode
2:1	RW	LED_I2C_MDST	0b0	01: 3 LED mode
				10: 1 LED mode
				11: 4 LED mode
				LED I2C control enable
0	RW	LED_I2C_EN	0b0	0: LED Hardware control
				1: LED I2C control

5.12.11 ADC Register

Address: 0b 01110

Bits	R/W	fields	default	Description
15:4	R	ADC_DATA	0b0	ADC measure 12 bit data.
				ADC channel select
				000: Channel VBAT
				001: Channel VRCH
				010: Channel VSENS_EBL
3:1	RW	ADC_CHSEL	0b0	011: Channel VSENS_EBR
				100: Channel VCOM
				101: Channel VIC
				110: Channel VIR
				111: Channel NTC
0	R	Reserved	0b0	Must be kept at reset value.

5.12.12 DEBUG Register

Address: 0b 01111

Bits	R/W	fields	default	Description
				I2C/COML/COMR PAD filter enable.
15	RW	FIL_EN	0b1	0: Filter is disabled
				1: Filter is enabled
14:12	R	Reserved	0b0	Must be kept at reset value.
	R/W	CH_TO_SEL	0b0	Charge status timeout time select
				00: 120 minute
11:10				01: 180 minute
				10: 240 minute
				11: 60 minute
	D///			Battery is charged fully, set by software. It will affect the
9	R/W	VBAT_FULL	0b0	LED display



				0: Battery is not charged fully. LED displays normally			
				according to battery power			
				1: Battery is charged fully. LED displays according to			
				battery full charge			
8:0	R	Reserved	0b0	Must be kept at reset value.			

5.12.13 User configure Register 4

Adress 0b 10000

Bits	R/W	fields	default	Description
				ADC hysteresis code for led status switching
	RW	LED_ADC_MARGIN		00: 30
15:14				01: 20
				10: 10
				11: 40
				Earbud light load detecting filtering time
				00: 4s
13:12	RW	I2C_VOLR_IOFF_DLY	0b00	01: 2s
				10: 8s
				11: 16s
				Left earbud light load detecting disable
11	RW	I2C_DIS_VOL_IOFF	0b0	0: enable
				1: disable
	RW	I2C_DIS_VOR_IOFF	0b0	Right earbud light load detecting disable
10				0: enable
				1: disable
				LDO for earbud communication
				000: 3.0V
9:7	RW	I DO18SEI	0b000	001: 2.5V
3.1	1744	LDO18SEL	00000	010: 1.8V
				011: 1.5V
				1xx: 5.0V
				Termination current / constant current
				00: 10%
6:5	RW	LENDSEL	0b00	01: 7.5%
				10: 5.0%
				11: 2.5%
				Boost following mode enable
4	RW	FOLLOWMODE	0b0	0: disable
				1: enable
				Digital filtering time/delay
3:2	RW	DLY_CFG	0b00	00: 1x
				01: 0.5x



					10: 2x
					11: 4x
Ī					Time out disable:
	1	RW	TIME_OUT_DIS	0b0	0: enable
					1:disable
Ī					Earbuds plug-in detecting disable:
	0	RW	EAR_IN_DIS	0b0	0: enable
					1: disable



6 Electrical characteristics

6.1 Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 6-1 Absolute maximum ratings

Symbol	Parameter	Min	Max	Unit		
Vusa	Power supply pin from USB other 5V input		30	V		
V_{BAT}	Battery voltage		7	V		
V _{SYS}	Output Voltage		7	V		
Vcc	LDO output voltage and Internal logic voltage	-0.3	7	V		
V _{IO}	I/O pin voltage (LEDx, ISET, EN, NTC, SCL, SDA)	-0.3	7	V		
V_{EBLR}	Earbuds positive terminal voltage (EBL/EBR)	-0.3	7	V		
Vsw	Switching node voltage (SW)	-0.3	7	V		
	Thermal characteristics					
TJ	Operating junction temperature	-40	150	°C		
T _{stg}	Storage temperature	-65	150	°C		

6.2 Recommended operation conditions

Table 6-2 Recommended operation conditions

Symbol	Symbol Parameter		Тур	Max	Unit		
Vusa	Power supply pin from USB other 5V input		5.0	5.8	V		
V _{BAT}	Battery voltage		4.0	4.45	V		
Vsys	BOOST output Voltage		5.0	5.3	V		
Vcc	LDO output voltage and Internal logic voltage		3.3	3.6	V		
	Thermal characteristics						
T _A	Operating ambient temperature	-20	_	85	°C		



6.3 Electrial sensitivity

The device is strained in order to determine its performance in terms of electrical sensitivity. Electrostatic discharges (ESD) are applied directly to the pins of the sample.

Table 6-3 Electrostatic Discharge characteristics

Symbol	Parameter	Conditions	Value	Unit
V	Electrostatic discharge	T _A = 25 °C;	.2000	.,
VESD(HBM)	voltage (human body model)	JS-001-2017	±2000	V
V	Electrostatic discharge	T _A = 25 °C;	.4000	
VESD(CDM)	voltage (charge device model)	JS-002-2018	±1000	V

6.4 Power supplies voltages and currents

Table 6-4 Power supplies voltages and currents

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
ΙQ	Sleep mode quiescent current	V _{BAT} = 5 V, T _A = 25 °C	_	_	5.0	μΑ
ton	Turn-on time	V _{USB} > V _{UVLO} to outputs ready	5.0	_	_	ms
Vcc	VCC regulator voltage	$I_{VCC} = 0$ to 50 mA ($V_{BAT} > 3.4 \text{ V}$)	3.1	3.3	3.5	V

6.5 Logic input characteristics

Table 6-5 Logic input characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VIL	Input logic low voltage	_	0	_	0.35 * Vcc	V
V _{IH}	Input logic high voltage	_	0.65 * Vcc	_	5.5	٧
V _{HYS}	Input logic hysteresis	_	100	_	_	mV

6.6 Open drain outputs characteristics

Open drain output pins include SCL, SDA, IRQ.

Table 6-6 Open drain output characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Vol	Output logic low voltage	$I_0 = 5 \text{ mA}$	_		0.1	V
loz	Output high impedance leakage	Vo = 5 V	-2	_	2	μΑ



6.7 NTC characteristics

Table 6-7 NTC characteristics


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{TL}	Low Temperature threshold voltage	_	_	0.6 * V _{SYS}	_	V
V _{TH}	High Temperature threshold voltage	_	_	0.3 * V _{SYS}	_	V
V _{offset}	Offset Volatage	_	_	_	5	mV

6.8 Switching charger characteristics

Table 6-8 Charger characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{CVCH}	CV Charge voltage	Programmable	4.15	4.25	4.45	V
V CVCH	CV Charge voltage precision	_	_	0.5	_	%
Ісссн	CC Charge current	$R_{CCCH} = 20 \text{ K}\Omega$	_	0.5	_	Α
I _{PCH} Pre-Charge current		R _{CCCH} = 20 KΩ	40	50	60	mA
I _{TER}	Charge terminate current	Default(Adjustable)	I _{PCH} + 10			mA
V _{PCH}	Pre-Charge to CC charge transition	Programmable	_	3.0	_	V
V _{PCHHYS}	Pre-Charge hysteresis voltage	_	_	200	_	mV
V _{RCH}	Re-Charge threshold	_		4		V
V_{RCHHYS}	Re-Charge hysteresis voltage	_	_	200	_	mV

Figure 6-1 Constant current charging efficiency





Temperture(°C) Charge Time (S)

Icc = 500mA, Ta = 25°C

Figure 6-2 Constant current charging chip case temperature


6.9 Boost converter characteristics

Table 6-9 Boost converter characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{BAT}	Operation battery voltage	_	3.0	3.7	4.5	V
V_{BATLOW}	Minimum battery	$I_{SYS} = 600 \text{ mA}$	2.9	_	_	V
I _{BAT}	Boost operation current	$V_{BAT} = 3.7 V$	_	1.5	_	mA
Veve	Output valtage	I _{SYS} = 0 mA	4.7	5.10	5.4	V
Vsys	Output voltage	I _{SYS} = 600 mA	4.60	5.00	5.3	V
ΔV_{SYS}	Output ripple	_	_	100	_	mV
Isys	Output current —		_	_	600	mA
R _{HS}	High Side PMOS on resistance	V _{CC} = 3.3 V, T _A = 25 °C	_	150	_	mΩ
R _{LS}	Low Side NMOS on resistance	V _{CC} = 3.3 V, T _A = 25 °C	_	150	_	mΩ
l	Peak current limit	V _{BAT} = 3.7 V, T _A = 25 °C	_	2.0	_	Α
I _{LIM}	Peak current limit during startup	V _{BAT} = 3.7 V, T _A = 25 °C	_	0.6	_	Α
fsw	Switching frequency	_	0.9	1.0	1.1	MHz
Isw	Switching node leakage	_	_	_	1.0	uA
D _{max}	Maximum Duty Cycle	_	90	_	_	%







6.10 ADC characteristics

Table 6-10 ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{BAT}	Operation battery voltage	_	3.0	3.7	4.5	V
f _{ADC}	ADC clock frequency	_	_	2.0	_	MHz
fs	Sampling rate	_	_	0.08	_	MSPS
V _{REFP}	Positive Reference Voltage	_	2.49	2.5	2.51	V
V _{REFN}	Negative Reference Voltage	_	_	0	_	V
t _s	Compling time	f _{ADC} = 2 MHz	_	6	_	us
Ls	Sampling time	IADC - Z IVITIZ	_	12	_	1/ fadc
t	Total conversion time(including					1/ fadc
tconv	sampling time)			25	_	17 TADC
tstab	Power-up time				1	us
ENOB	Effective number of bits	f _{ADC} = 2 MHz		10.3	_	bits
SNDR	Signal-to-noise and distortion ratio	Input Frequency = 2	_	63.8	_	
SNR	Signal-to-noise ratio	kHz	_	64.5	_	dB
THD	THD Total harmonic distortion Temperature = 25 °C		_	-71.0	_	
Offset			±1			LSB
DNL	Differential linearity error	f _{ADC} = 2 MHz	±1.5	_	_	LSB



6.11 Timing characteristics

Table 6-11 Timing characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{PCH_FAULT}	Pre-charge fault time	_	_	30	_	min
t _{CH_TO}	Charge Time Out	_	_	180	_	min

6.12 Earbud Output Switch characteristics

Table 6-12 Earbud output switch characteristics


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Ішм	EBL/EBR output current Limit (Default)	V _{BAT} = 3.0 ~ 4.2 V	_	250	_	mA
V _{SHORT}	Short protect voltage	_	_	3.6	_	V
R _{switch}	Switch resistance	V _{SYS} = 5 V	_	400	_	mΩ
I _{DET_EAR}	Earbud detected current threshold	_	5	_	_	uA

6.13 I2C characteristics

Table 6-13 I2C characteristics

Cumbal	Parameter	Conditions	Standard	d mode	Fast mode		Unit	
Symbol	raranietei	Conditions	Min	Max	Min	Max	Offic	
t _{SCL(H)}	SCL clock high time	_	4.0	_	0.6	_	μs	
t _{SCL(L)}	SCL clock low time	_	4.7	_	1.3	_	μs	
t _{su(SDA)}	SDA setup time	_	250	_	100	_	ns	
t _{h(SDA)}	SDA data hold time	_	0	3450	0	900	ns	
t _{r(SDA/SCL)}	SDA and SCL rise time	_	_	1000	_	300	ns	
t _{f(SDA/SCL)}	SDA and SCL fall time	_	_	300	3	300	ns	
t _{h(STA)}	Start condition hold time	_	4.0	_	0.6	_	μs	

Figure 6-4. I2C bus timing diagram





6.14 Protection features

Protection features include over current protection, under voltage, over voltage and thermal shutdown.

Table 6-14 Protection features characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		V _{USB} Switch	l.			
	V _{USB} under voltage) / (II)		4.0		.,
V_{USB_UVP}	Protection Threshold	V _{USB} falling	_	4.3	_	V
	V _{USB} over voltage	.,				.,
Vusb_ovp	Protection Threshold	V _{USB} rising	_	6	_	V
I _{USB_Limit}	V _{USB} input current limit	_	_	0.5 + I _{сссн}	_	Α
	V _{SYS} short voltage	\/		4.0		
V_{SYS_short}	Protection Threshold	V _{SYS} falling	_	4.0		V
		Charge				
		VCCCHT_SET = 000	_	4.35	_	
		VCCCHT_SET = 001	_	4.25	_	
		VCCCHT_SET = 010	_	4.45	_	
V	V _{BAT} over voltage	VCCCHT_SET = 011	_	4.5	_	V
V_{BAT_OVP}	Protection Threshold	VCCCHT_SET = 100	_	4.55	_	V
		VCCCHT_SET = 101	_	4.35	- - -	
		VCCCHT_SET = 110	_	4.35		
		VCCCHT_SET = 111	_	4.35		
		VSYS_DPM=00	_	- 4.6		
V	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	VSYS_DPM=01		4.68		.,
V _{SYS_DPM}	V _{SYS} voltage regulation limit	VSYS_DPM=02		4.77		V
		VSYS_DPM=03				
		Boost				
V	V _{BAT} under voltage	\/ Falling		2.8		V
V_{BAT_UVP}	Protection Threshold	V _{BAT} Falling	_	2.0	_	V
\/=	V _{BAT} under voltage			0.1		V
VBATUVP_HSY	Protection hysteresis	_	_	0.1	_	V
V	V _{SYS} short			4.2		V
V_{SYS_short}	Protection Threshold	_		4.3		V
V _{SYS_UVP}	V _{SYS} over voltage			5.5		V
V SYS_UVP	Protection Threshold	_		5.5		V
	Earbu	ud Output Switch				
		EBLR_ILIM_SET = 00		150	_	mA
li	EBL/EBR output current Limit	EBLR_ILIM_SET = 01		250		mA
I _{LIM}	EDE/EDIX Output Current Limit	EBLR_ILIM_SET = 10		350		mA
		EBLR_ILIM_SET = 11	_	450	_	mA




GD30WS8855x Datasheet

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	EBL/EBR light load	R_{close} = 50 K Ω		10		mA
close	Protection current	Nclose - 30 N22		10	_	ША
V	EBL/EBR short			3.6		V
V_{short}	Protection Threshold	_		3.0		V
		Temperature				
Тот	Thermal shutdown	Die temperature T.		150		°C
IOT	temperature	Die temperature, T _J — 150			C	
T _{HYS}	Thermal hysteresis	Die temperature, T _J	_	20	_	°C



7 Typical application circuit

Figure 7-1 Typical GD30WS8855x application circuit





8 Layout guideline

R7 FB1 ∞∞ 19 SW 18 **VBAT** SW 17 GigaDevice GD30WS8855x ■ AGND VSYS 16 C6 C7 QFN24 EBR 4 EBR PowerPAD VSYS 15 VSYS (GND) 0 VUSB 14 **EBL** VUSB 13 **VUSB** TO LED3 NTC NOTE Bottom Layer (PGND) Bottom Layer (AGND)

Figure 8-1 Typical GD30WS8855x layout guideline

Notes:

- The VBAT C1 bypass capacitor should be connected to AGND to ensure the stability of the analog loop. The VBAT C4 and C5 bypass capacitors should be connected to PGND to ensure the stability of the power loop.
- 2. The SW L1 inductor should be as close to the pin as possible to reduce parasitic parameters.
- The VSYS C6 and C7 bypass capacitor should be as close to the pin as possible to ensure the stability of the output power supply.



9 Package information

9.1 QFN24 package outline dimensions

Figure 9-1 QFN24 package outline





Table 9-1. QFN24 dimensions

Symbol	Min	Тур	Max
Зушьог	IVIIII	тур	IVIAX
Α	0.70	0.75	0.80
A1	_	0.02	0.05
b	0.18	0.25	0.30
С	0.18	0.20	0.25
D	3.90	4.00	4.10
D2	2.40	2.50	2.60
E	3.90	4.00	4.10
E2	2.40	2.50	2.60
е	_	0.50	_
h	0.30	0.35	0.40
L	0.35	0.40	0.45
Nd	_	2.50	_
Ne	_	2.50	_

(Original dimensions are in millimeters)



Figure 9-2 QFN24 recommended footprint



(All dimensions are in millimeters)



9.2 Thermal characteristics

Thermal resistance is used to characterize the thermal performance of the package device, which is represented by the Greek letter "O". For semiconductor devices, thermal resistance represents the steady-state temperature rise of the chip junction due to the heat dissipated on the chip surface.

Θ_{JA}: Thermal resistance, junction-to-ambient.

Θ_{JB}: Thermal resistance, junction-to-board.

Θ_{JC}: Thermal resistance, junction-to-case.

Ψ_{JB}: Thermal characterization parameter, junction-to-board.

 Ψ_{JT} : Thermal characterization parameter, junction-to-top center.

 $\Theta_{JA} = (T_J - T_A)/P_D$

 $\Theta_{JB} = (T_J - T_B)/P_D$

 $\Theta_{JC} = (T_J - T_C)/P_D$

Where, T_J = Junction temperature.

 T_A = Ambient temperature

T_B = Board temperature

T_C = Case temperature which is monitoring on package surface

P_D = Total power dissipation

 Θ_{JA} represents the resistance of the heat flows from the heating junction to ambient air. It is an indicator of package heat dissipation capability. Lower Θ_{JA} can be considerate as better overall thermal performance. Θ_{JA} is generally used to estimate junction temperature.

 Θ_{JB} is used to measure the heat flow resistance between the chip surface and the PCB board. Θ_{JC} represents the thermal resistance between the chip surface and the package top case. Θ_{JC} is mainly used to estimate the heat dissipation of the system (using heat sink or other heat dissipation methods outside the device package).

Table 9-2. Package thermal characteristics⁽¹⁾

Symbol	Symbol Condition		Value	Unit
ΘЈА	Natural convection, 2S2P PCB	QFN24	47.81	°C/W
ΘЈВ	Θ _{JB} Cold plate, 2S2P PCB		15.2	°C/W
Θις	Cold plate, 2S2P PCB	QFN24	21.38	°C/W
Ψ_{JB}	Natural convection, 2S2P PCB	QFN24	14.51	°C/W
Ψ_{JT}	Natural convection, 2S2P PCB	QFN24	0.84	°C/W

⁽¹⁾ Thermal characteristics are based on simulation, and meet JEDEC specification.



10 Ordering information

Table 10-1 Part ordering code for GD30WS8855x devices

Ordering Code	Package	Package Type	Packing Type	MOQ	Temperature Operating Range
GD30WS8855EUTR	QFN24(4X4)	Green	Tape&Reel	3000	–20°C to +85°C



11 Revision history

Table 11-1 Revision history

Revision No.	Description	Date
1.0	Initial Release	2023



Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company according to the laws of the People's Republic of China and other applicable laws. The Company reserves all rights under such laws and no Intellectual Property Rights are transferred (either wholly or partially) or licensed by the Company (either expressly or impliedly) herein. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no representations or warranties of any kind, express or implied, with regard to the merchantability and the fitness for a particular purpose of the Product, nor does the Company assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the sole responsibility of the user of this document to determine whether the Product is suitable and fit for its applications and products planned, and properly design, program, and test the functionality and safety of its applications and products planned using the Product. Unless otherwise expressly specified in the datasheet of the Product , the Product is designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only, and the Product is not designed or intended for use in (i) safety critical applications such as weapons systems, nuclear facilities, atomic energy controller, combustion controller, aeronautic or aerospace applications, traffic signal instruments, pollution control or hazardous substance management; (ii) life-support systems, other medical equipment or systems (including life support equipment and surgical implants); (iii) automotive applications or environments, including but not limited to applications for active and passive safety of automobiles (regardless of front market or aftermarket), for example, EPS, braking, ADAS (camera/fusion), EMS, TCU, BMS, BSG, TPMS, Airbag, Suspension, DMS, ICMS, Domain, ESC, DCDC, e-clutch, advanced-lighting, etc.. Automobile herein means a vehicle propelled by a self-contained motor, engine or the like, such as, without limitation, cars, trucks, motorcycles, electric cars, and other transportation devices; and/or (iv) other uses where the failure of the device or the Product can reasonably be expected to result in personal injury, death, or severe property or environmental damage (collectively "Unintended Uses"). Customers shall take any and all actions to ensure the Product meets the applicable laws and regulations. The Company is not liable for, in whole or in part, and customers shall hereby release the Company as well as its suppliers and/or distributors from, any claim, damage, or other liability arising from or related to all Unintended Uses of the Product. Customers shall indemnify and hold the Company, and its officers, employees, subsidiaries, affiliates as well as its suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Product.

Information in this document is provided solely in connection with the Product. The Company reserves the right to make changes, corrections, modifications or improvements to this document and the Product described herein at any time without notice. The Company shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 GigaDevice - All rights reserved